TPL-friendly detailed routers require a systematic approach to detect TPL conflicts. However, the complexity of conflict graph (CG) impedes directly detecting TPL conflicts in CG. This work proposes a token graph-embedded conflict graph (TECG) to facilitate the TPL conflict detection while maintaining high coloring-flexibility. We then develop a TPL aware detailed router (TRIAD) by applying TECG to a gridless router with the TPL stitch generation. Compared to a greedy coloring approach, experimental results indicate that TRIAD generates no conflicts and few stitches with shorter wirelength at the cost of 2.41× of runtime.
I. INTRODUCTION
As manufacturing process node enters the nano-meter era, the gap between the illumination wavelength of 193nm and the target process node becomes increasingly larger. The semiconductor industry encounters the limitation of manufacturing sub-22nm due to the delay of the next generation lithograph (NGL) such as extreme ultraviolet (EUV) and E-beam direct write [1] . To bridge the gap, double patterning lithography (DPL) is adopted, which decomposes a single layer into two masks (colors) to increase the pitch and enhance the resolution [2] .
Deploying DPL involves two challenges. Layout decomposition requires assigning two features to opposite colors (masks) if their spacing is less than a specific spacing, denoted as sp dp . One coloring conflict occurs when two features whose spacing is less than sp dp cannot be assigned to different masks. Stitch generation, as the second challenge, is used to solve the coloring conflicts at the cost of yield loss due to the high sensitivity of stitches due to the overlay error. However, some coloring conflicts cannot be solved even after the stitch generation, e.g., native conflicts. Figure 1 shows that one un-decomposable layout ( Fig. 1(a) ) becomes decomposable after generating one stitch ( Fig. 1(b) ). Figure 1 (c) depicts one layout containing native conflicts in which the spacing between arbitrary two features is less then sp dp .
To further shrink the process nodes below 22nm, the paradigm of DPL can be extended to the triple patterning lithography (TPL) to compensate the delay of NGL. If single exposure half-pitch is about 40nm, the 193nm lithography could be used to manufacture the 11nm process node [3] . Compared to DPL, TPL contains one additional mask and can easily solve the native conflicts of DPL. In the example of Fig. 1(c) , TPL assigns the three features to three This paper is supported in part by NSF under projects 0644316 and 1218906, NSC of Taiwan 101-2220-E-009-043, NSF of China 61128010, IBM, Intel, Oracle, and Synopsys. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2012, November 5-8, 2012 , San Jose, California, USA Copyright c ⃝2012 ACM 978-1-4503-1573-9/12/11 ...$15.00. masks, respectively. Successfully carrying out the layout decomposition requires layouts containing no native conflicts. Considering DPL in the layout synthesis, especially in the detailed routing stage, facilitates generating layouts without native conflicts. Cho et al. [4] developed the first DPL-friendly detailed routing approach which greedily determined the masks of routed wire segments to avoid generating layouts with native conflicts. Gao and Macchiarulo [5] proposed lazy color decision and last conflict segment recording to enhance the DPLaware detailed routing based on [4] . Lin and Li [6] developed a deferred coloring assignment-based gridless detailed routing flow to escape from the suboptimum that may be reached by adopting the greedy coloring strategy. Yuan and Pan [7] spread wires to simultaneously minimize the number of conflicts and stitches, while introducing as less the layout perturbation as possible. On TPL, previous researches only focus on the layout decomposition. Cork et al. [8] applied a SAT solver to decompose layouts into three colors. Bei et al. [9] proposed a novel vector programming formulation for TPL decomposition and applied a semidifinite programming (SDP) to solve the problem effectively. Chen et al. [10] and Mebarki et al. [11] proposed a self-aligned triple patterning (SATP) process to extend the 193nm immersion lithography to half-pitch 15nm patterning.
Similar to DPL, generating TPL-friendly layouts, especially in the detailed routing stage, becomes urgent as TPL is being considered and adopted in the industry [12] . Generating TPL-friendly layouts is more difficult than the TPL layout decomposition while the TPL decomposition has been shown as a NP-complete problem [9] . The DPL coloring conflicts can be easily detected by finding an oddlength cycle in a conflict graph (CG) [13] [6] [5] , which cannot be applied to detect TPL coloring conflicts. The greedily coloring approach such as [4] can be directly applied to generate TPL-friendly layouts. However, greedily determining the colors of routed wire segments significantly sacrifices the flexibility of coloring assignment, which may result in generating native conflicts and introducing unnecessary stitches. Moreover, the complexity of CG impedes directly detecting TPL coloring conflicts with high flexibility of coloring assignment in one CG. Figure 2 (a) depicts one layout with eight features. One greedy coloring approach sequentially colors features (A, B, C, D, E, F , G, H) in Fig. 2 (a) with colors (c1, c2, c3, c1, c2, c3, c1, c2). Figure 2 (b) displays the coloring result, in which G and H become un-colorable. Nevertheless, the layout can be colored without any un-colorable feature as shown in Fig. 2(c) . Therefore, a TPL conflict detection with high coloring-flexibility and low detection-complexity is desired in a correct-by-construction approach.
In this work, a token graph-embedded conflict graph (TECG), comprising a token graph (TG) and a conflict graph (CG), is proposed to enable detailed routers to generate TPL-friendly layouts by a correct-by-construction approach. One TG is used to maintain the coloring relation among different vertex sets in one CG. In one TG, one strictly colored component (SCC) is constructed to fix the coloring relation among certain vertex sets in one CG. We apply the proposed TECG to a detailed routing model [14] [15] to implement a triple patterning lithography aware detailed router (TRIAD). During the path searching, TRIAD adopts the TECG to detect if any TPL conflict occurs by the current routing wire segment. After detecting solvable TPL conflicts, TRIAD utilizes the TECG to generate stitches in wire segments. With the assistance of TECG, TRIAD can generate stitches which cannot be generated by adopting the conventional DPL stitch generation scheme. Notably, the TPL stitch generation scheme can split one wire segment into several segments even when the wire is entirely intersected by the TPL effect regions of other wire segments.
The main contribution of this paper is to realize a TPL aware detailed router TRIAD with the following two novel techniques:
• A TECG is proposed to assist detailed routers in detecting the TPL conflicts in a correct-by-construction approach while keeping high coloring-flexibility. • A TPL stitch generation scheme is proposed to generate stitches which may not be generated by adopting the conventional DPL stitch generation scheme.
The remainder of the paper is organized as follows: Section II presents the basic concepts and the problem formulation. Sections III and IV introduce the proposed TECG and TRIAD, respectively. Next, Section V summarizes the experimental results. Brief conclusions are drawn in Section VI.
II. PRELIMINARIES AND PROBLEM FORMULATION

A. Conflict Graph
Kahng et al. [13] first adopted a conflict graph (CG) to maintain the relationship among wire segments for the DPL layout decomposition. A vertex in one CG represents one wire segment in a layout. An edge between two vertices, vi and vj, in one CG is generated when the minimum spacing between the wire segments represented by vi and vj is smaller than minimum coloring spacing, denoted as sp dp . One DPL coloring conflict occurs when there is an odd number of connected vertices in a cycle in one CG. Routing graph construction of NEMO [14] [15]: (a) contour generation for each routed wire; (b) routing graph construction and PMT extraction.
B. Routing Model
The detailed routing can be classified into grid-based one and gridless one based on the utilized routing models. While utilizing the routing resources in a dense layout better than the conventional gridbased routers do, the gridless routers construct more complex data structures than grid-based routers owing to the ability to accommodate the routing rules in the routing graph. Besides, to fit the demand of regular layout designs, gridless routers can also generate on-grid routing wires with an on-grid feature. Two conventionally adopted gridless routers are tile-based one and implicit connection graphbased one, which possess the advantages of low path propagation complexity and fast routing graph construction, respectively [16] [17] .
NEMO [14] [15] is an implicit connection graph-based router with both the benefits of tile-based and implicit connection graphbased routers. Before each routing, NEMO expands each obstacle and routed net by half of a wire width hww and one wire spacing spw to generate contours as shown in Fig. 3(a) . NEMO constructs the implicit connection graph by extracting all borders of contours (the dotted lines in Fig. 3(b) ). In the propagation stage, NEMO performs the path propagation by identifying the adjacent pseudo-maximum horizontally/vertically stripped tiles (PMTs) of the last PMT in the minimum-cost path and then expanding the connected PMT list. The path propagation is repeated until the PMT containing the target is reached. Accordingly, NEMO generates routing wire segments by retracing the routing result and then places new wire segments on the layout. In Fig. 3 (b), three PMTs are passed from S to T , and NEMO traces them to construct the final routing result.
C. Problem Formulation
Problem 1 (TPL Aware Detailed Routing Problem): The minimum coloring spacing of TPL sptp indicates that two wire segments need to be assigned to different masks when their spacing is smaller than sptp. Given a netlist and sptp, the detailed routing for all nets is performed to minimize the number of stitches and TPL conflicts.
III. TECG
One conflict graph (CG) is used to maintain the physical coloring relations among all wire segments. The higher routed ratio, the higher complexity of CG. In Fig. 2(c) , the decomposable layout is acquired only when D, G, and H are assigned to the identical color, which indicates that maintaining the consistent coloring relations among disconnected vertices in one CG can assist detailed routers in generating TPL-friendly results. However, maintaining certain coloring relations among non-adjacent vertices in one CG is quite difficult. Therefore, one token graph (TG) is proposed to maintain the logical coloring relation among sets of wire segments. Before introducing the proposed TG, the terminology of CG is defined as follows.
Definition 1 (CG): representing the minimum distance of two vertices, v c
Definition 2 (Token): A token represents a potential color. Each vertex v c i ∈ V C is assigned a token T to represent its potential color, denoted as token(v c i ) = T . Each token T contains a CG vertex set, denoted as
Definition 5 (TECG): A TECG G T C comprises one CG G C and one TG G T . A CG/TG may comprise several connected components, and each component is a subgraph of CG/TG and named as CSG/TSG. TPL conflict can be detected by finding a conflicting edge
. The proposed TG enables detailed routers to maintain high coloring-flexibility. Instead of assigning physical colors into wire segments, tokens are used to represent the potential colors. Therefore, one TG may contain more than three tokens even when TPL provides only three colors in each layer. Figures 4 depicts the TECG of the layout in Fig. 2(c) . In Fig. 4(a) , A and C are assigned to T1; B and E are assigned to T2; D, G, and H are assigned to T3; and F is assigned to T4. The corresponding TG as shown in Fig. 4 (b) contains four tokens, T1, T2, T3, and T4, and one SCC scc = (T1, T2, T3). Therefore, the coloring result in Fig. 2 (c) can be obtained by assigning T1, T2, and T3 to c1, c2, and c3, respectively, while T4 can be assigned to c1 or c2. Notably, the number of vertices and edges of TG is much less than that of CG.
A. Token Graph Reduction
The coloring relation between non-adjacent tokens may become consistent after inserting an edge in one TG. Merging Find sccj = (Tj, Tj1, Tj2) ∈ S SCC such that Ti connects to Tj1 but not Tj2; 6: if sccj exists then Find scccom = (Ti, Tj, T k ) ∈ S SCC ; 10: if scccom exists and Ti and Tj have one common adjacent token Tcom ̸ = T k then 11: Token Merging(T k , Tcom); 12: else if Ti and Tj have one common adjacent token Tcom then 13: Generate sccnew = (Ti, Tj, Tcom); 14: S SCC := S SCC ∪ sccnew; 15: TG Update(Ti, Tj); 16: end if 
Detect one TPL conflict; 4: else if token(v c i ) and token(v c j ) are disconnected in G T then 5: Connect token(v c i ) and token(v c j ); 6: TG Update(token(v c i ), token(v c j )); 7: end if
B. TECG Update
In the routing stage, the vertices representing routing wire segments are inserted into one CG, and new tokens are generated in one TG to represent the potential colors of routing wire segments. When Figure 5 (a) depicts one TECG with one CG containing seven vertices, one TG containing seven vertices and ten edges, and two SCC scc1 = (T1, T2, T7) and scc2 = (T3, T4, T5). Connecting C and G (the dashed line) in the CG generates the connection between T3 and T7 (the dashed line) in the TG. Therefore, TG Update(T3, T7) merges T1 and T3 into T 1 ′ , and the two SCCs are updated by replacing T1 and T3 with T 1 ′ as shown in Fig. 5(b) . Next, because T5 is not a common adjacent token of T1 and T3 in Fig. 5(a) , TG Update(T 1 ′ , T5) merges T2 and T5 into T 2 ′ followed by updating SCCs by replacing T2 and T5 with T 2 ′ as shown in Fig. 5(c) . Similarly, T4 is not a common adjacent token of T2 and T5 in Fig. 5 (c) so TG Update(T4, T 2 ′ ) updates TG as shown in Fig. 5(d) . Notably, after replacing T4 and T7 with T 3 ′ , the three tokens of two SCCs become identical, requiring removing one redundant SCC. Therefore, one SCC is removed as shown in Fig. 5(d) . Finally, TG Update(T 2 ′ , T6) is called because T6 is not a common adjacent token of T2 and T5 in Fig. 5 
(b). Figures 5(e) depicts the updated TECG with one SCC
where the assigned token of each vertex in CG is also updated. Notably, before connecting C and G in the CG, the number of TG vertices, TG edges, and SCCs are seven, ten, and two, respectively. After connecting C and G in CG, the number of TG vertices, TG edges, and SCCs are reduced by four, seven, and one, respectively, which indicates the proposed graph reduction technique effectively reduces the complexity of the TG. Therefore, the graph reduction technique of TECG can significantly reduce the complexity of the TPL conflict detection.
C. Implicit Edge in TG
Two tokens cannot be assigned to the same color when they connect to each other in one TG. We observe that two non-adjacent vertices in one TG cannot be assigned to one color when certain topology appears in TG. Notably, there might be other patterns that are not observed. An implicit TG edge between two non-adjacent tokens, such as Ti and Tj, is generated when all the following conditions are satisfied: 3) Ti connects to both Ty and Tq; and 4) Tj connects to both Tz and Tr.
Without loss of generality, there are three colors (c1, c2, c3) can be used to color all tokens in one TG. Figure 6 (a) depicts one TG contains the specific topology with two SCCs scc1 = (T3, T4, T5) and scc2 = (T6, T7, T8). Suppose that T1 and T2 are assigned to c1. Notably, T4/T5 and T7/T8 can only be assigned to c2 and c3 due to the connection to T1/T2, resulting in that T3/T6 must be assigned to c1. However, there exists one edge between T3 and T6. Therefore, T1 and T2 must be assigned to different colors, and one implicit edge is generated between T1 and T2 as shown in Fig.  6(b) . In TECG Update, after TG Update (Algorithm 3: line 6),a set of implicit TG edges IE is generated by checking if the above conditions are satisfied. For each implicit edge ie ∈ IE, TG Update checks if the TG can be further reduced by inserting ie. 
IV. TRIAD
The TPL aware detailed router (TRIAD) focuses on accomplishing detailed routing for all given nets and generating a highly decomposable routing outcome with low yield loss. The routing model of NEMO is adopted here [14] [15] . This work proposes a technique to make TECG work on the routing model of NEMO. With the aid of TECG, TRIAD can generate stitches which cannot be generated by adopting the conventional DPL stitch generation scheme. Therefore, TRIAD can update the routing cost based on the number of stitches and TPL conflicts. Figure 7 shows the routing flow of TRIAD. Firstly, all multi-pin nets are decomposed into two-pin nets. A TPL-aware routing which allows the stitch generation at the cost of increasing routing cost is applied to route all two-pin nets. If one two-pin net is routed without any conflicts, then the layout and TECG are updated. Otherwise, TRIAD checks whether conflicts can be generated in current iteration while TRIAD is prohibited to generate TPL conflicts in the first few iterations. If the TPL stitch generation is not allowed, TRIAD rips up routed nets to release the routing resource and then re-routes the two-pin net. Otherwise, the layout and the TECG are directly updated.
A. TECG on the Gridless Routing Model
When constructing contours for routed wire segments, TRIAD also constructs shadows for routed wire segments presented by vertices in G C . One shadow denotes the TPL effect region of its attached routed wire segment. TRIAD constructs shadows by extending routed nets by hww + sptp. Figure 8(a) shows three extracted PMTs with intersected shadows. The vertices in G C attached to the corresponding shadows assist TRIAD in detecting TPL conflicts when the potential routing wire segments pass through a PMT. The CG vertex representing the potential routing wire segment connects to the CG vertices representing routed wire segments by passing through their corresponding shadows, and the path propagation of TRIAD thus becomes aware of TPL conflicts. Figures 8(b)-(d) illustrate the path propagation of TRIAD. Figure 8(b) shows five routed wire segments, a PMT with three shadows, and one TECG. In Fig. 8(b) , one routing wire segment passes through the PMT, sequentially inserting one vertex F in G C and one token T4 in G T . The routing wire segment represented by F passes through three shadows of A, B, and C. Therefore, TRIAD iteratively connects F to A, B, and C. After connecting F to A and B, T1 and T3 are merged into T5 as shown in Fig. 8(c) . In Fig. 8(d) , TRIAD detects one TPL conflict by connecting F and C because token(F ) and token(C) equal T5. 
B. TPL Stitch Generation Scheme
After detecting TPL conflicts, TRIAD splits one of the terminal vertices of the conflicting edge to differ the assigned token by generating stitches, if possible. The DPL stitch generation scheme inserts one stitch in one wire when the wire contains at least one segment that is not passed by shadows of other wire segments. Based on the DPL stitch generation scheme, in Fig. 8(d) , no stitch can be inserted in the routing wire segment because the routing wire segment is entirely overlapped by the shadows of routed wire segments. However, the TPL stitch generation scheme is quite different from the DPL stitch generation scheme. With the assistance of TECG, TRIAD can generate stitches at the wire segment even if which is entirely passed by shadows of other wires. Before introducing the proposed TPL stitch generation scheme, some definitions are given in the following.
Definition 6 (Shadowy Interval): One shadowy interval, denoted as φ, is one interval of one wire segment, and one wire segment may contain several shadowy intervals. Let S T shd (φ) be the set of tokens represented by the shadow set passing through φ. For any two adjacent shadowy intervals φi and φj, S T shd (φi) and S T shd (φj) cannot be identical.
Definition 7 (Splittable Shadowy Interval): Given one wire segment w represented by one CG vertex v c and one SCC scc ∈ S SCC containing token(v c ). Let φi and φj be two adjacent shadowy intervals of w. One shadowy interval φi is called splittable when |S T shd (φi) ∩ S T shd (φj) ∩ scc| is less than two.
and v c ad1 ̸ = v c ad2 . One CG Vertex v c is called splittable when v c contains a set of splittable shadowy intervals that can split v c into a CG vertex set V C SP LIT where ∀v c s ∈ V C SP LIT , token(v c s ) connects to at most two tokens of scc. One wire segment to be split represented by one CG vertex v c may contain several splittable shadowy intervals for one SCC. Generating stitches at all splittable shadowy intervals introduces unnecessary Algorithm 4 TPL Stitch Generation Require: One CG vertex v c to be split, one CG vertex set stitches, sequentially degrading the yield. To minimize the number of required stitches, the TPL stitch generation algorithm is proposed in Algorithm 4. All shadowy intervals S splt in wire segments represented by v c are firstly computed (line 1). One conflicting edge cannot be solved by splitting one wire segment with one shadowy interval passed by more than two shadows because two adjacent CG vertices must be assigned to the same token after splitting. After detecting one unsolvable conflicting edge, the routing cost is directly increased by one unsolvable penalty penalty unsolvable (lines 2-7). One token set S T passed is initially set as empty (line 10). Before generating stitches based on S splt , S splt is firstly topologically sorted (line 11), followed by sequentially checking the shadowy interval φ ∈ S splt . If |S T shd (φ)| equals one, φ is recorded as the potential position φ st cand to generate one stitch (lines [13] [14] [15] . Inserting S T shd (φ) into S T passed (line 16) may cause |S T passed | to exceed two, requiring generating one stitch at φ st cand (lines [17] [18] [19] . Then S T passed is set as empty, and the tokens attached to shadows passing through the shadowy intervals between φst and φ are inserted into S T passed (lines 20-23). Finally, φst is set as φ st cand to record the latest stitch position (line 24). After all shadowy intervals in S splt are checked, the routing cost is increased based on the number of generated stitches (line 27). Notably, the token Tc that causes conflicting edges may belong to more than one SCC. Therefore, Algorithm 4 is applied to each SCC that contains Tc to generate necessary stitches.
Figures 9(a) and 9(c) show a small part of one TECG where CG vertices A, B, C, D and U represent four routed wire segments and one routing wire segment, respectively. Notably, token(A) equals T1; token(B) and token(D) equal T2/T1; and token(C) and token(U ) equal T3 in Fig. 9 (a)/(c). The routing wire segment in Fig. 9 contains seven shadowy intervals φ1, φ2, · · · , and φ7, and Algorithm 4 generates stitches by sequentially checking these shadowy intervals. In Fig. 9(a) , |S T passed | equals three when checking φ4, resulting in generating one stitch at φ3 as shown in Fig. 9(b) . However, if token(D) is assigned to T1 as shown in Fig. 9(c) , the edge (D, U 2 ) in Fig. 9(b) becomes conflicting. Similarly, for the TECG in Fig.  9 (c), one stitch is generated in φ3 as shown in Fig. 9(d) followed by setting S T passed as {T2, T3}. When checking φ7, S T passed equals {T1, T2, T3}, requiring generating another stitch at φ5 as shown in Fig. 9(d) . To solve the conflicting edge in Fig. 8(d) , one stitch is generating at the routing wire segment by splitting F into F 1 and F 2 as shown in Fig. 9(e) .
V. EXPERIMENTAL RESULTS
The algorithm herein was implemented in C++ language on a workstation with 4-Core 2.4 GHz CPU and 82GB memory. A total six benchmarks [18] are adopted in this work. We scale all benchmarks, including routing area and features size, to approach the target process node. Table I shows the corresponding statistics. The minimum resolution (half-pitch) for pushing the 193nm lithography's single exposure limit is around 40nm. Thus, to print 20nm halfpitch, we need double patterning, and to print 10nm half-pitch, we need quadruple patterning. The minimum coloring spacing for single exposure lithography is fixed, i.e., around 40nm. The purpose of multiple patterning is to push for smaller resolution (half-pitch). Therefore, to the first order, the minimum coloring spacing would be n times minimum wire spacing (i.e., half-pitch) of the n patterning lithography. The minimum coloring spacing sptp is set as three times of the minimum wire spacing. As there is no other TPL aware router published, to demonstrate the effectiveness of the proposed algorithm, a greedy approach (GREED) is developed based on TRIAD for comparison. GREED only contains three colors for each layer and greedily determines the colors of routing wire segments. In GREED, the colors of routed wire segments are fixed. GREED adopts the same routing flow of TRIAD without TECG. Notably, TRIAD and GREED are prohibited to generate conflicts in the first fifteen iterations for fair comparison. Table II shows the wirelength, the number of stitches (# Stitch), the number of unsolvable conflicts (# Conflict), and runtime of GREED and TRIAD. TRIAD produces no conflicts in all cases and only introduces one and two stitches in s13207 and s38548, respectively, while GREED only generates conflict-free results in one case with total 3890 stitches. Moreover, the average wirelength of TRIAD is less than that of GREED by 0.54% because GREED has to detour the routed colored wire segments to avoid generating TPL conflicts. Thus, GREED requires more detours than TRIAD does. Compared to GREED, TRIAD can generate conflict-free results in all cases at the cost of an average 2.41× of runtime. For the largest case s38584, the runtime of TRIAD is less than four times of that of GREED. The most runtime spends of the graph reduction which provides TRIAD high coloring-flexibility to generate TPL-friendly results.
VI. CONCLUSION
The detailed routing is a key optimization stage for TPL. To effectively detect TPL conflicts with high coloring-flexibility, this work proposes a token graph-embedded conflict graph (TECG) with a graph reduction technique. This work develops a TPL aware detailed router (TRIAD) with the TPL stitch generation to solve TPL conflicts.. With the aid of TECG, TRIAD can generate stitches in one wire even when the wire is entirely intersected by the TPL effect regions of other wires. Experimental results show that the routing results have no TPL conflicts and introduces total three stitches for two cases with 0.54% decrement in wirelength at the cost of 2.41× of runtime. The future work focuses on the density-driven TPL aware detailed routing.
